.png)
邏輯學,數學,工程
| 層級： | 課程資料 |
| 媒體： | 影音 講義 |
11002邏輯設計Logic Design
2021-08-07-2030-12-31
國立清華大學 電機工程學系 馬席彬
關鍵字： Logic Design Logic Optimization Combinational Logics Sequential Logics
尋找興趣，提早準備，贏在起跑點！！想追求更多課本以外的專業知識嗎？ 清華大學開放式課程為你種植了一座學習資源森林，等你來探索！現在就走進開放式課程的森林，品嚐最甜美的知識果實！
課程說明
Course Description
This course introduces the basic theory of digital logic design and the implementation of logic circuit. In the beginning, binary number systems, simple boolean algebra, and switching functions are presented.The optimization method for combinational logic, which is the most important portion of the digital logic design, will be presented in detail in this section. Then, basic storage registers such as D-latch, D-flip-flop etc will be introduced in the section of the synchronous sequential logic, which will form a foundation for useful control technique - finite-state machine. After that combination logic and sequential circuits are combined to support number control in the digital system.
Thedesign for the registers and counters are taught in different types. Memory is the very traditional digital element in the IC circuit, and the basic operations of read, write, and error protection will be demonstrated. In the same section, the programmable devices FPGA will be introduced. Finally, the basic description of digital logic, Register Transfer Level, will be introduced, which will form the basic concept to develop the digital system through the hardware description language.
指定用書
Text Books
| ♠ | |
| the Verilog HDL, VHDL, and SystemVerilog (6th Edition), Pearson International Edition. | |
教學進度
| ♠ | Syllabus |
| ♠ 01-1 | Digital Systems and Information: Digital Systems & Digital Signals |
| ♠ 01-2 | Digital Systems and Information: Data Representation - Number Systems |
| ♠ 01-3 | Digital Systems and Information: Data Representation - Codes |
| ♠ 01-4 | Digital Systems and Information: Arithmetic Addition and Subtraction |
| ♠ 02-1 | Boolean Algebra and Logic Gates (1/2) |
| ♠ 02-2 | Boolean Algebra and Logic Gates (2/2) |
| ♠ 03-1 | Gate Level Minimization (1/2) |
| ♠ 03-2 | Gate Level Minimization (2/2) |
| ♠ 04-1 | Combinational Logic (1/3) |
https://ocw.nthu.edu.tw/ocw/index.php?page=course&cid=304&
相關課程
| 學校 | 標題 | 授課教師 | 授課日期 | 媒體類型 |
|---|---|---|---|---|
| 國立清華大學 | 11002邏輯設計Logic Design | 馬席彬 電機資訊學系 | 2023-11-13至2030-12-30 |
|
| 崑山科技大學 | 邏輯設計 | 王炳聰 電機工程系 | 2012-09-01至2013-01-01 |
|